An integrated circuit (IC) is a miniaturised electronic circuit that consists of a large number of individual components, fabricated side-by-side in a common substrate and wired together to perform a particular circuit function. In 1943, the first working transistor was demonstrated [1] , and 11 years later the invention of the IC began a new era. The irreplaceable advantages in cost and performance have been the driving force in the IC industry since then. Moore's Law has set the progressive pace in these advances. Gordon Moore foresaw exponential growth, with the number of transistors on an IC doubling approximately every two years [2] , as illustrated in Fig. 1 . Large-scale integration and mass production also resulted in the enormous reduction of the chip size and system cost, and tremendous improvement in performance and applications. The first UNIVAC computer in 1951 weighed 13 tonnes and occupied more than 35.5 m 2 of floor space with a clock speed of 2.25 MHz [3] . Fifty-five years later, a personal computer now easily delivers 1000 Â faster speed and is small and light enough to fit into a shirt pocket. Moore's Law was the fifth paradigm to provide accelerating price -performance [4] . The exponential technology advance in computing devices (computing speed per unit cost) has existed for the past century. Integration is the leading driver in the semiconductor world in the 20th and 21st centuries, both technologically and economically. While ICs generally refer to microelectronics, the analogous term photonic integrated circuits (PICs), also known as planar lightwave circuits, offers functionality of information signals imposed on optical wavelengths from ultraviolet to near infrared. Though the growth of PICs can also be depicted and predicted by a photonic 'Moore's Law' [5, 6] , several figures of merit including critical dimensions, integration scale, functionality complexity and cost per unit component show that present PICs are several generations behind the electronic ICs. PICs appeared much later than ICs and have grown more slowly. The reasons the PIC integration advances have occurred more slowly is partially market based, partially technology based, and partially the result of the choice of host material. Most telecom devices are based on indium phosphide (InP) substrates, which has necessitated the construction of process lines dedicated to InP photonics.
The first transistor and one of the first two ICs were demonstrated on germanium (Ge), but silicon (Si) quickly became the dominant host material for electronic ICs. Si is the second most abundant element on earth, but more importantly, Si outperforms Ge and even many compound semiconductors from the early stage of IC development owing to large bandgap and thermal conductivity, stable and high crystal quality/purity, excellent mechanical properties and an ideal native oxide, SiO 2 . Unlike Si-dominated electronic ICs, PICs have been fabricated in a variety of host material systems, including element semiconductors (Si-and Ge-related), compound semiconductors (InP and gallium arsenide (GaAs)-based), dielectrics (SiO 2 and SiN x -related), polymers and nonlinear crystal materials (e.g. LiNbO 3 ). The material properties of different material systems place them into desirable but discrete functionality regimes. For example, InP and GaAs are flagship materials for light sources, while silica-and Si-based waveguides exhibit at least an order of magnitude lower propagation loss than III-V counterparts.
Material incompatibility in different material systems has been the largest barrier to singling out a unitary host material for large-scale PICs. Analogous to a long-term debate in electronic ICs about whether to integrate high-performance electronics on Si, InP or GaAs, the same question surfaced in the PIC community lately. This debate did not shake the dominance of Si in electronic ICs, although several successful compound semiconductor-based IC chip companies, such as Vitesse, RF Micro Devices, Skywork solutions and Broadcom etc., were successful in their target markets. The success in Si-based electronic ICs proves the wisdom in determination of a primary host material, which is reflected by the International Technology Roadmap for Semiconductors (ITRS) [7] . The solidification of silicon's role resulted in rational technology development and deployment, drastically reducing the uncertainties in investments, critical research directions and resource allocations. The past half-century technology revolution in design tools, circuit architecture, substrate manufacturing and epitaxy, device processing, packaging, testing and quality control leads to the present Si IC industry with about US $200 billion revenue per year [8] . The annual research and development investment in electronic ICs, particularly in device innovation, is about $45 billion/year. Unfortunately, this level of R&D spending is unaffordable for the PIC industry owing to a much smaller volume and revenue. It is, therefore, important to determine the primary host material for PICs. InP-based compound semiconductors and Si stand out to compete for the mainstream host material for future PICs. A 40 Gbit/s InP-based single-chip all-photonic transceiver has been demonstrated in a university lab recently [9] . It includes a high-gain, high-saturation power semiconductor optical amplifier-uni-travelling receiver and a widely tunable transmitter that combines a sample grating DBR laser with an electro-absorption modulator (EAM) [9, 10] . InP chip maker Infinera launched 10-channel and 40-channel 10 Gbit/s/channel transmitters and receivers for dense wavelength division multiplexing (DWDM) data communication at an aggregate rate of 400 Gbit/s followed by 40-channel InP transmitters at an aggregate rate of 1.6 Tbit/s. Luxtera, an industrial leader in complementary metal oxide semiconductor (CMOS) photonics, announced a 40 Gbit/s optoelectronic transceiver in a quad small form factor pluggable (QSFP) module last year, containing a 4 Â 10 Gbit/s, 0.13 mm CMOS SOI integrated optoelectronic transceiver chip co-packaged with a semiconductor laser, which is the only component not fabricated in a CMOS production line and flip-chip bonded onto a CMOS chip later on. Luxtera also introduced a 40 Gbit/s active optical cable in 2009.
PICs are presently moving forward on parallel Si and III-V platforms, but the future requirement for higher capacity, lower power on-chip and off-chip optical interconnects in microprocessors may tilt the balance. Larger bandwidth, lower power consumption (i.e. lower heat dissipation), smaller interconnect delays, and better resistance to electromagnetic interference are attractive advantages over the conventional Cu electrical interconnects [11] . By leveraging the mature CMOS technology, lowcost and high-quality Si substrates, duplicate investment in money and time for fundamental research, infrastructure and business model development can be largely reduced. With the compensation and assistance of mature electronic ICs, Si PICs are able to tolerate more error, lowering the design and fabrication criteria. Furthermore, the potentially enormous volume of optical interconnects (on-chip, interchip, rack-to-rack) is several orders of magnitude larger than the sum of conventional PIC markets. Exciting results in CMOS optical components, such as CW Si Raman lasers, modulators, detectors [12] , optical buffers [13] and switches [14] , have been demonstrated in succession in university and industrial labs in the past few years. A major question is being investigated: how to deploy a high-performance electrically-driven CW light source on Si.
A versatile hybrid Si evanescent platform (HSEP) has been developed recently to be a promising candidate for robust Si PICs. Figs. 2a and 2b are the respective platform cross-sectional schematic and scanning electron microscopy (SEM) image, showing a hybrid waveguiding structure formed by growing or bonding III -V epitaxial layers onto the SOI substrate. Our approach has focused on bonding an unpatterned III -V wafer onto the SOI substrate containing optical waveguides. The III -V quantum wells provide optical gain by electrical injection of electrons and holes across a pn junction. The small index difference between Si and III -V materials enables a large freedom in manipulating modal confinement in Si and III -V, which is realised by adjusting the III -V layer thickness and SOI waveguide dimension. The large index contrast for SOI waveguides can tremendously reduce the chip size and power consumption, and enhance the integration complexity and yield. Unlike the conventional flip-chip die bond to place discrete active components on passive chips, HSEP eliminates effort and loss in alignment and modal mismatch and literally millions of devices can be made with one bond. Proton implantation in III -V creates a current flow channel to result in good gain and optical mode overlap. After solving the major outgassing problem associated with low-temperature direct wafer bonding [15] , scale-independent integration is demonstrated up to the presently largest InP substrate of 150 mm in diameter in Fig. 2c [16] . No degradation in bonding quality or increase of processing complexity was observed with the scale-up of integration, indicating the possibility for low-cost mass production. Bonding and III -V device back-end processing, both conducted at temperatures less than 3508C, are completely CMOS-compatible. A group of key components including lasers, amplifiers, detectors, and modulators have been successfully fabricated. Fig. 3 shows the temperature-dependent CW light -current relationship of a 1310 nm Si evanescent Fabry-Pérot laser. Lasing is achieved up to 1058C, which is limited by the thermal barrier of the buried oxide layer in the SOI substrate [17] . Distributed feedback (DFB) and distributed Bragg reflector (DBR) lasers have been realised on the HSEP as well. A DFB laser with a 25 nm surface corrugated grating pattern with a 238 nm pitch and 71% duty cycle was formed on Si for a grating stopband designed at around 1600 nm shown by the SEM image and singlemode spectrum in Fig. 4 . 50 dB side-mode suppression ratio, over 100 nm singlemode operation span, and 3.5 MHz linewidth, are comparable to III -V DFBs. Up to 2.5 GHz direct modulation bandwidth was demonstrated in DBR devices [18] . Electro-absorption and Mach-Zehnder interferometer-based phase modulators further enhance the high-speed signal processing capacity on HSEP. Fig. 5 shows the frequency response of a 100 mm-long Si evanescent EAM, indicating a resistance-capacitance-limited 3 dB bandwidth of 16 GHz. A clear non-return-to-zero (NRZ) eye diagram under 3.2 V swing is included. The fabricated device has a DC extinction ratio over 10 dB at 4 and 2.5 V bias for 100 mm and 250 mm-long absorbers, respectively. By employing a travelling wave electrode with a longer absorber, bandwidth and extinction ratio can be further improved. Multiple bandgaps with 100 nm photoluminescence span can also be realised by transplanting quantum-well intermixing layers to the III -V epilayer. Sampled grating DBR lasers and sampled grating DBR lasers integrated with InGaAsP/InP electro-absorption modulators have been achieved on the intermixed platform [19] . Si is superior to InP for avalanche photodetectors (APDs). As the two most important figures of merit for APDs, the gain -bandwidth product (GBP) and excess noise are determined by the effective ratio of the ionisation coefficients of electrons and holes. A low k eff value is desirable for high-performance APDs, making Si (k eff , 0.1) inherently better
